Abstract-This paper proposes a triple-phase-shift (TPS) control strategy for the full-bridge three-level (FBTL) DC/DC converter to reduce the voltage stress and harmonics on the transformer. The proposed control strategy is composed of three phase-shift delays to keep the maximum voltage changes (ΔV) on the transformer's primary side at only half of the input voltage (Vin/2), which is different from the conventional control strategies causing the higher voltage changes with value of Vin. Therefore, the proposed control strategy can effectively reduce the voltage change rate (dv/dt) and voltage harmonics on the transformer due to the benefits of multi-level voltage produced by the three phase-shift delays. Additionally, the proposed TPS control strategy has two working modes, which can thus have wide voltage gain. Finally, the experimental results are presented to verify the proposed control strategy.
I. INTRODUCTION Normally, the power electronic converters can be mainly classified into three categories including AC/DC rectifier, DC/AC inverter [1] , and DC/DC converter. The DC-DC converters aims to change the voltage levels for the DC applications [2] [3] [4] [5] . Among various types of DC/DC converters, three-level (TL) based DC/DC converters are one of most attractive choices for high voltage applications because the voltage stress on the power switches in TL based DC/DC converters is only half of the input voltage (Vin/2) [6] [7] [8] . Normally, the full-bridge DC/DC converter is more suitable for higher power applications [9] , [10] in comparison with the half-bridge DC/DC converter because of the current stress on the power switches in the full-bridge DC/DC converter is half of that in the half-bridge DC/DC converter. Reference [11] proposed a chopping plus phaseshift (CPS) control strategy for the FBTL DC/DC converter based on the control strategy for the hybrid three-level DC/DC converter in [12] . Furthermore, a double phase-shift (DPS) control strategy for the FBTL DC/DC converter was proposed in [13] , which improves the converter's efficiency in comparison with the CPS control strategy. The CPS and DPS control strategies both have the wide voltage gain, but these two control strategies cause the high voltage change rate (dv/dt) on the transformer, which would result in high harmonics on the transformer and large electromagnetic interference. In order to reduce such high voltage change rate (dv/dt) on the transformer, an improved FBTL DC/DC converter with corresponding control strategy was proposed in [14] . However, a passive filter needs to be added in the transformer's primary side, which would reduce the converter's efficiency and voltage conversion rate. A new double phase-shift control strategy was also proposed in [15] to reduce the high voltage change rate (dv/dt) on the transformer, but this control strategy cannot satisfy the wide input voltage range in comparison with the control strategies [11] , [13] .
In this paper, a triple-phase-shift (TPS) control strategy is proposed for the FBTL DC/DC converter, which can not only reduce the voltage stress on the transformer but also satisfy the wide input voltage range. Under conventional control strategies, there exist high voltage changes on the transformer, but the proposed control strategy can decrease the maximum voltage changes on the primary side of the transformer to half of the input voltage (Vin/2) by utilizing three phase-shift delays. Therefore, the voltage change rate (dv/dt), voltage stress, and voltage harmonics on the transformer can be effectively reduced by utilizing the proposed control strategy. Additionally, the proposed control strategy includes two working modes to achieve the wide voltage gain. Finally, the experimental results validate the proposed TPS control strategy. Fig. 1 presents the structure of FBTL DC/DC converter, in which Ci1 and Ci2 are two input capacitors; S1 -S8 and D1 -D8 are power switches and power diodes; C1 -C8 are parasitic capacitors of S1 -S8; Cs1 and Cs2 are two flying capacitors; D9 -D12 are four clamped diodes; Tr is the transformer; Lr is the leakage inductor of the transformer Tr; Dr1 -Dr4 are four output rectifier diodes; Lo and Co are output filter inductor and capacitor, respectively. In Fig. 1, V1 and V2 are voltages on Ci1 and Ci2, respectively; Vin is the input voltage; Vab is the voltage between point a and b; ip is the primary current of the transformer Tr; iLo is the current flowing through the output filter inductor Lo; Vo and Io are the output voltage and output current; n is the turns ratio of the transformer Tr.
II. OPERATION PRINCIPLE
In addition, some assumptions are made to simplify the following analysis: 1) S1 -S8 and D1 -D12 are ideal switches and diodes; 2) Ci1, Ci2 are large enough to be considered as constant voltage sources with the value of the half of input voltage (Vin/2); 3) Lo is large enough to be regarded as a constant current source; 4) Cs1 and Cs2 are larg enough to be considered as two voltage sources with the values of Vin/2 and only provide charging and discharging paths for the switches' parasitic capacitors. 
A. Proposed TPS Strategy
The proposed TPS control strategy includes three phaseshift delays and has two working modes to satisfy the wide input voltage range. Figs. 2(a) and (b) present the working mode I and II of the proposed strategy respectively, in which drv1 -drv8 are driving signals of switches S1 -S8; α1, α2, and α3 are three phase-shift delays.
Working mode I is utilized for the low input voltage. In the working mode I, α1 -α2 and α3 are both kept constant as highlighted in Fig. 2(a) ; and the output voltage Vo is controlled by adjusting α1. By adjusting the value of α1, the time length of third-level voltages (Vin and -Vin) as marked by red color in Fig. 2 From Fig. 2 , it can be observed that the maximum voltage changes on the transformer's primary side in the two working modes are both kept at half of the input voltage (Vin/2) by utilizing the three phase-shift delays.
B. Working Mode I
The operation principle of half cycle in the working mode I (shown in Fig. 2(a) ) is analyzed as below. Fig. 3 presents four selected equivalent circuits in the working mode I. The other equivalent circuits can be derived according to the operation analysis below, which are not repeated here.
Stage 1 [before t1]:
In this period, S1, S2, S7, and S8 are all on, so Vab is Vin and the input power transfers to the load from Dr1 and Dr4. In this stage, the primary current of the transformer ip is Io/n.
Stage 2 [t1 -t2]:
At t1, S1 is switched off, then the output current Io is reflected to the primary side, which means ip is still Io/n to charge C1 and discharge C4 via Cs1. Accordingly, Vc1 increases and Vc4 decreases linearly. 
C. Working Mode II
The operation principle of half cycle in the working mode II (shown in Fig. 2(b) ) is analyzed as below. Fig. 4 presents four selected equivalent circuits in the working mode II. The other equivalent circuits can be derived according to the operation analysis below, which are not repeated here. 
III. CHARACTERISTIC AND PERFORMANCE ANALYSIS

A. Duty Cycle Loss
In the working mode I as shown in Fig. 2(a) 
Based on (1), the duty cycle loss in one switching period in the working mode I namely Dloss_I can be calculated by (2). 
In the working mode II as shown in Fig. 2(b 
Based on (3), the duty cycle loss in one switching period in the working mode II namely Dloss_II can be calculated by (4). 
B. Output Characteristic
In the practical operations, the duty cycle loss would affect the output voltage. Therefore, the average output voltage in the working mode I namely Vo_I can be calculated by (5) when considering the duty cycle loss (2).
Considering the duty cycle loss (4), the average output voltage in the working mode II namely Vo_II can be calculated by (6). 
C. Output Filter Inductor
In the working mode I, there are two working operations that Vo ≥ Vin/2n and Vo < Vin/2n.
If Vo ≥ Vin/2n, the ripple current on the output filter inductor namely Δ iLo can be calculated by (7). If Vo < Vin/2n, the ripple current on the output filter inductor can be calculated by (8) .
In the working mode II, the ripple current on the output filter inductor can be calculated by (9) .
According to (7), (8), and (9), the output filter inductance under the proposed TPS control strategy can be obtained by (10) . 
working mode II (10) IV. EXPERIMENTAL VERIFICATION A down-scaled experimental prototype is established to verify the proposed TPS control strategy. The circuit parameters of established experimental prototype are listed in Appendix.
Figs. 5 -6 show the comparison experimental results between the DPS control strategy and proposed TPS control strategy when the output voltage Vo is 50 V and output power Po is 1 kW, which include the voltages Vin, Vab, Vo and current ip. From Figs. 5 -6, it can be observed that: 1) the proposed working mode I and II are used for the low input voltage 280 V and high input voltage 420 V respectively, which is consistent with the above theoretical analysis in Section II; 2) the maximum voltage changes on the transformer's primary side in the three-level operation mode of the DPS control strategy is about 280 V as shown in Fig.  5(a) , but the maximum voltage changes on the transformer's primary side in the working mode I of the proposed control strategy are reduced to about 140 V as marked in Fig. 5(b) ; and 3) the maximum voltage changes on the transformer's primary side in the two-level operation mode of the conventional DPS control strategy is about 420 V as shown in Fig. 6(a) , but the maximum voltage changes on the transformer's primary side in the working mode II of the proposed control strategy are reduced to about 210 V as marked in Fig. 6(b) . Based on the above analysis of 2) and 3), it can be concluded that the maximum voltage changes on the transformer's primary side are about only half of the input voltage (Vin/2) by using the proposed control strategy.
Figs. 7 -8 present the experimental results about the voltage harmonics on the transform under the DPS control strategy and proposed control strategy. From Figs. 7(a) and 7(b), it can be observed that: 1) the total harmonic distortion (THD) is 32.53% in the three-level operation mode of the DPS control strategy as marked in Fig. 7(a) , but the THD is reduced to 28.35% in the working mode I of the proposed control strategy as marked in Fig. 7(b) ; 2) the THD is 63.14% in the two-level operation mode of the conventional DPS control strategy as marked in Fig. 8(a) , but the THD is reduced to 59.22% in the working mode II of the proposed control strategy as marked in Fig. 8(b) ; 3) based on 1) and 2), the voltage harmonics on the transformer under the proposed TPS control strategy can be improved by utilizing the three phase-shift delays due to the benefits of the multi-level voltage [16] in comparison with the DPS control strategy. V. CONCLUSION This paper proposes a triple-phase-shift (TPS) control strategy for the FBTL DC/DC converter to reduce the transformer's voltage stress. The proposed control strategy includes three phase-shift delays, which can make the voltage changes on the transformer only half of the input voltage (Vin/2). Therefore, the proposed control strategy can effectively reduce the voltage change rate (dv/dt), voltage stress, and voltage harmonics on the transformer in comparison with the conventional control strategies. In addition, the proposed control strategy has two working modes to satisfy the wide voltage gain. Finally, the experimental results verify the effectiveness of the proposed TPS control strategy. 
APPENDIX
